Digital Signal Processor Application to Secure Communication Using Chaotic Systems by Nishimori, Katsumi et al.
カオスを用いたDSP秘話通信システムの試作
西守 克己 。久保田裕之・石原 永伯・カロ藤 義人
電気電子工学科
(1996年9月1日受理)
Digital Signal PrOcessor Apphcation to Secure
CoHlrnunication Using Chaotic Systems
by
Katsunli NIsHIMORI,IIiroyuki KuBOTA,NaganOri lsHIHARA,Yoshito KATO
Department Of Electrical and Electronic Engineering
(Received September l,1996)
A circuit implementation of the chaotic systeni is described The chaotic behavior
of the circuit is simulated by the numerical experiments,The concept of synchronized
chaotic systems is apphed to the mOdulation and demOdulation techniques fOr secure
co■lrnunication using the two digital signal procettors(DSP)Chaotic synchrOnization
is a nOnlnear phenomenon betMreen the t、vO DSP subsystems for the communication
with same values at each time as discrete‐time nOninear systems Each subsystelaa is
tested in the terms of synchronittation,mOdulation and demodulation using the DSP
devices The chaotic digital circuit implementation can be established by the experi‐
mental result that an informatiOnal signal is transmitted between the simple chaotic
systems
Key wOrds i chaOtic systems,circuit implementation,synchrOnization,secure commu―
nicatiOn
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―、 1/0、電源をワンポードに搭載したDSPボード
を2枚使い、秘話通信システムの構築を試みた。3.2.ハードゥェァの概略
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として、初期値としてo5を各変数に与えた。






































































図7 デコー ド結果 1
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図9 足し算モデルの送信波形 1
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